

# CapSense™ Applications

## **Features**

## ■ Low Power CapSense<sup>™</sup> Block

- Configurable Capacitive Sensing Elements
- □ Supports Combination of CapSense Buttons, Sliders, Touchpads, TouchScreens, and Proximity Sensors

#### ■ Powerful Harvard Architecture Processor

- ☐ M8C Processor Speeds Running to 24 MHz
- □ Low Power at High Speed
- □ Interrupt Controller
- □ 1.71V to 5.5V Operating Voltage
- □ Temperature Range: 40°C to +85°C

#### **■ Flexible On-Chip Memory**

- ☐ Two Program Storage Size Options
  - CY8C20x46: 16K Flash
  - CY8C20x66: 32K Flash
- □ 50,000 Erase/Write Cycles
- □ 2048 Bytes SRAM Data Storage
- □ Partial Flash Updates
- ☐ Flexible Protection Modes
- □ In-System Serial Programming (ISSP)

## ■ Full-Speed USB (12 Maps)

- □ Eight Uni-Directional Endpoints
- ☐ One Bi-Directional Control Endpoint
- □ USB 2.0 Compliant
- □ Dedicated 512 Byte Buffer
- □ Internal 3.3V Output Regulator
- □ Available on 48-Pin QFN and 48-Pin SSOP packages only
- ☐ Operating voltage with USB enabled:
  - 3.15 to 3.45V when supply voltage is around 3.3V
  - 4.35 to 5.25V when supply voltage is around 5.0V

## **■ Complete Development Tools**

- ☐ Free Development Tool (PSoC Designer™)
- □ Full-Featured, In-Circuit Emulator and Programmer
- □ Full Speed Emulation
- □ Complex Breakpoint Structure
- 128K Trace Memory

## ■ Precision, Programmable Clocking

- □ Internal ± 5.0% 6/12/24 MHz Main Oscillator
- □ Internal Low Speed Oscillator at 32 kHz for Watchdog and Sleep
- □ Optional External 32 kHz Crystal
- □ 0.25% Accuracy for USB with No External Components

## ■ Programmable Pin Configurations

- ☐ 25 mA Sink Current on All GPIO
- □ Pull Up, High Z, Open Drain Drive Modes on All GPIO
- □ CMOS Drive Mode on Ports 0 and 1
- □ Up to 36 Analog Inputs on GPIO
- □ Configurable Inputs on All GPIO
- ☐ Selectable, Regulated Digital IO on Port 1
- □ Configurable Input Threshold for Port 1
- □ 3.0V, 20 mA Total Port 1 Source Current
- □ 5 mA Source Current Mode on Ports 0 and 1
- □ Hot-Swap Capability on all Port1 GPIO

## ■ Versatile Analog Mux

- □ Common Internal Analog Bus
- □ Simultaneous Connection of IO Combinations
- ☐ High PSRR Comparator
- □ Low Dropout Voltage Regulator for the Analog Array

## ■ Additional System Resources

- ⊓ I<sup>2</sup>C™ Slave
  - Selectable to 50 kHz, 100 kHz, or 400 kHz
  - · Implementation Requires No Clock Stretching
  - Implementation During Sleep Modes with Less Than 100  $\ensuremath{\mu A}$
  - · Hardware Address Detection
- □ SPI™ Master and SPI Slave
  - Configurable Between 46.9 kHz 12 MHz
- ☐ Three 16-Bit Timers
- □ Watchdog and Sleep Timers
- □ Internal Voltage Reference
- □ Integrated Supervisory Circuit


## ■ Package Options

- ☐ 16-Pin 3x3 x 0.6 mm QFN
- □ 24-Pin 4x4 x 0.6 mm QFN
- □ 32-Pin 5x5 x 0.6 mm QFN
- ☐ 48-Pin 7x7 x 1.0 mm QFN (CY8C20x66 only)
- □ 48-Pin SSOP

Cypress Semiconductor Corporation
Document Number: 001-12696 Rev. \*C



## **Block Diagram**





## PSoC® Functional Overview

The PSoC family consists of many *Mixed-Signal Array with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, as well as programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts.

The architecture for this device family, as illustrated above, is comprised of three main areas: the Core, the CapSense Analog System, and the System Resources (including a full-speed USB port). A common, versatile bus allows connection between IO and the analog system. Each CY8C20x46/CY8C20x66 PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 36 general purpose IO (GPIO) are also included. The GPIO provides access to the MCU and analog mux.

#### **PSoC Core**

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-MIPS, 8-bit Harvard architecture microprocessor.


System Resources provide additional capability, such as configurable USB and I2C slave/SPI master-slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

The Analog System is composed of the CapSense PSoC block and an internal 1.2V analog reference, which together support capacitive sensing of up to 36 inputs.

## CapSense Analog System

The Analog System contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

Figure 1. Analog System Block Diagram



#### The Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any IO pin.
- $\blacksquare$  Crosspoint connection between any IO pin combinations.

When designing capacitive sensing applications, refer to the latest signal-to-noise signal level requirements Application Notes, which can be found under <a href="http://www.cypress.com">http://www.cypress.com</a> >> Documentation >> Application Notes. In general, and unless otherwise noted in the relevant Application Notes, the minimum signal-to-noise ratio (SNR) for CapSense applications is 5:1.



## **Additional System Resources**

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I2C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over 3 or 4 wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I2C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power-On-Reset) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- The 5.5V maximum input, 1.8/2.5/3V-selectable output, low-dropout regulator (LDO) provides regulation for IOs. A register-controlled bypass mode allows the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the CY8C20x46/CY8C20x66 family of parts. However, the additional trace length and a minimal ground plane in the Flex-Pod can create noise problems that make it difficult to debug a Power PSoC design. A custom bonded On-Chip Debug (OCD) device is available in an 48-pin QFN package. The OCD device is recommended for debugging designs that have high current and/or high analog accuracy requirements. The QFN package is compact and is connected to the ICE through a high density connector.

## **Getting Started**

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the *PSoC Mixed-Signal Array Technical Reference Manual*, which can be found on http://www.cypress.com/psoc.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com.

## **Development Kits**

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, C compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at <a href="http://www.cypress.com/shop/">http://www.cypress.com/shop/</a>. Under Product Categories click PSoC® Mixed Signal Arrays to view a current list of available items.

## **Technical Training Modules**

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog and CapSense. Go to <a href="http://www.cypress.com/techtrain">http://www.cypress.com/techtrain</a>.

#### **Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to <a href="http://www.cypress.com">http://www.cypress.com</a>, click on Support located at the top of the web page, and select CYPros Consultants.

#### **Technical Support**

PSoC application engineers take pride in fast and accurate response. They can be reached with a four hour guaranteed response at http://www.cypress.com/support.

#### **Application Notes**

A long list of application notes assists you in every aspect of your design effort. To view the PSoC application notes, go to the <a href="http://www.cypress.com">http://www.cypress.com</a> web site and select Application Notes under the Documentation list located at the top of the web page. Application notes are sorted by date by default.



## **Development Tools**

PSoC Designer™ is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

## **PSoC Designer Software Subsystems**

#### System-Level View

The system-level view is a drag-and-drop visual embedded system design environment based on PSoC Express. In this view you solve design problems the same way you might think about the system. Select input and output devices based upon system requirements. Add a communication interface and define the interface to the system (registers). Define when and how an output device changes state based upon any/all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Mixed-Signal Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

#### Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.x. You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time.

#### Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over onchip resources. All views of the project share common code editor, builder, and common debug, emulation, and programming tools.

#### Code Generation Tools

PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

## Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

#### In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select Components
- 2. Configure Components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

## Select Components

Both the system-level and chip-level views provide a library of pre-built, pre-tested hardware peripheral components. In the system-level view these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I<sup>2</sup>C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view the components are called "user modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed-signal varieties.

## **Configure Components**

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

## **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the IO pins, or connect system-level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog-to-digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, you perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

## Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



## **Document Conventions**

## **Acronyms Used**

The following table lists the acronyms that are used in this document.

Table 1. Acronyms

Acronym	Description					
AC	alternating current					
API	application programming interface					
CPU	central processing unit					
DC	direct current					
FSR	full scale range					
GPIO	general purpose IO					
GUI	graphical user interface					
ICE	in-circuit emulator					
ILO	internal low speed oscillator					
IMO	internal main oscillator					
Ю	input/output					
LSb	least-significant bit					
LVD	low voltage detect					
MSb	most-significant bit					
POR	power on reset					
PPOR	precision power on reset					
PSoC®	Programmable System-on-Chip™					
SLIMO	slow IMO					
SRAM	static random access memory					

## **Units of Measure**

A units of measure table is located in the Electrical Specifications section. Units of Measure lists all the abbreviations used to measure the PSoC devices.

## **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

[+] Feedback

Page 7 of 34



## Pin Information

This section describes, lists, and illustrates the CY8C20x46/CY8C20x66 PSoC device pins and pinout configurations.


The CY8C20x46/CY8C20x66 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, and XRES are not capable of Digital IO.

## **16-Pin Part Pinout**

Table 2. 16-Pin QFN Part Pinout<sup>(2)</sup>

D: .	Tv	pe		
Pin No.			Name	Description
NO.	Digital	Analog		-
1	Ю	I	P2[5]	Crystal output (XOut).
2	Ю	1	P2[3]	Crystal input (XIn).
3	IOHR	1	P1[7]	I2C SCL, SPI SS.
4	IOHR	I	P1[5]	I2C SDA, SPI MISO.
5	IOHR	ļ	P1[3]	SPI CLK.
6	IOHR	I	P1[1]	ISSP CLK <sup>(1)</sup> , I2C SCL, SPI MOSI.
7	Po	wer	Vss	Ground connection.
8	IOHR	I	P1[0]	ISSP DATA <sup>(1)</sup> , I2C SDA, SPI CLK.
9	IOHR	I	P1[2]	
10	IOHR	I	P1[4]	Optional external clock (EXTCLK)
11	In	put	XRES	Active high external reset with internal pull down.
12	IOH	I	P0[4]	
13	Po	wer	Vdd	Supply voltage.
14	IOH	ı	P0[7]	
15	IOH	_	P0[3]	Integrating input.
16	IOH	I	P0[1]	Integrating input.

Figure 2. CY8C20246, CY8C20266 16-Pin PSoC Device



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

## Notes

- 1. These are the ISSP pins, which are not High Z at POR (Power On Reset).
- 2. During power up or reset event, device P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter any issues.




## 24-Pin Part Pinout

Table 3. 24-Pin QFN Part Pinout<sup>(2, 3)</sup>

	_						
Pin		pe	Name	Description			
No.	Digital	Analog	- tuille	2000			
1	10	I	P2[5]	Crystal output (XOut).			
2	10	I	P2[3]	Crystal input (XIn).			
3	Ю	I	P2[1]				
4	IOHR	I	P1[7]	I2C SCL, SPI SS.			
5	IOHR	I	P1[5]	I2C SDA, SPI MISO.			
6	IOHR	I	P1[3]	SPI CLK.			
7	IOHR	I	P1[1]	ISSP CLK <sup>(1)</sup> , I2C SCL, SPI MOSI.			
8			NC	No connection.			
9	Po	wer	Vss	Ground connection.			
10	IOHR	I	P1[0]	ISSP DATA <sup>(1)</sup> , I2C SDA, SPI CLK.			
11	IOHR	I	P1[2]				
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK).			
13	IOHR	I	P1[6]				
14	In	put	XRES	Active high external reset with internal pull down.			
15	10	I	P2[0]				
16	IOH	I	P0[0]				
17	IOH	I	P0[2]				
18	IOH	I	P0[4]				
19	IOH	I	P0[6]				
20	Po	wer	Vdd	Supply voltage.			
21	IOH	I	P0[7]				
22	IOH	I	P0[5]				
23	IOH	I	P0[3]	Integrating input.			
24	IOH	I	P0[1]	Integrating input.			
СР	Power		Vss	Center pad must be connected to ground.			

Figure 3. CY8C20346, CY8C20366 24-Pin PSoC Device



 $\textbf{LEGEND} \ A = Analog, \ I = Input, \ O = Output, \ OH = 5 \ mA \ High \ Output \ Drive, \ R = Regulated \ Output.$ 

## Note

Document Number: 001-12696 Rev. \*C


<sup>3.</sup> The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.



## 32-Pin Part Pinout

Table 4. 32-Pin QFN Part Pinout (2, 3)

Pin Type			Name	Description				
No.	Digital	Analog	Name	Description				
1	IOH	I	P0[1]	Integrating input.				
2	Ю	I	P2[7]					
3	Ю	I	P2[5]	Crystal output (XOut)				
4	Ю	I	P2[3]	Crystal input (XIn)				
5	Ю	I	P2[1]					
6	Ю	I	P3[3]					
7	Ю	I	P3[1]					
8	IOHR	I	P1[7]	I2C SCL, SPI SS.				
9	IOHR	I	P1[5]	I2C SDA, SPI MISO.				
10	IOHR	I	P1[3]	SPI CLK.				
11	IOHR	I	P1[1]	ISSP CLK <sup>(1)</sup> , I2C SCL, SPI MOSI.				
12	Po	wer	Vss	Ground connection.				
13	IOHR	I	P1[0]	ISSP DATA <sup>(1)</sup> , I2C SDA., SPI CLK				
14	IOHR	I	P1[2]					
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK).				
16	IOHR	I	P1[6]					
17	In	put	XRES	Active high external reset with internal pull down.				
18	Ю	I	P3[0]					
19	Ю	1	P3[2]					
20	Ю	I	P2[0]					
21	Ю	I	P2[2]					
22	Ю	1	P2[4]					
23	Ю	1	P2[6]					
24	IOH	I	P0[0]					
25	IOH	I	P0[2]					
26	IOH	1	P0[4]					
27	IOH	I	P0[6]					
28	Po	wer	Vdd	Supply voltage.				
29	IOH	I	P0[7]					
30	IOH	I	P0[5]					
31	IOH	I	P0[3]	Integrating input.				
32	Po	wer	Vss	Ground connection.				
СР	P Power		Vss	Center pad must be connected to ground.				



 $\textbf{LEGEND} \quad \text{A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.}$ 




## **48-Pin SSOP Part Pinout**

Table 5. 48-Pin SSOP Part Pinout<sup>(2)</sup>

Pin No.	Digital	Analog	Name	Description					
1	IOH	Ю	P0[7]						
2	IOH	Ю	P0[5]						
3	IOH	Ю	P0[3]						
4	IOH	Ю	P0[1]						
5	Ю	Ю	P2[7]						
6	Ю	Ю	P2[5]	XTAL Out					
7	Ю	Ю	P2[3]	XTAL In					
8	Ю	Ю	P2[1]						
9			NC	No connection					
10			NC	No connection					
11	Ю	Ю	P4[3]						
12	Ю	Ю	P4[1]						
13			NC	No connection					
14	Ю	Ю	P3[7]						
15	Ю	Ю	P3[5]						
16	Ю	Ю	P3[3]						
17	Ю	Ю	P3[1]						
18			NC	No connection					
19			NC	No connection					
20	IOHR	Ю	P1[7]	I2C SCL, SPI SS					
21	IOHR	Ю	P1[5]	I2C SDA, SPI MISO					
22	IOHR	Ю	P1[3]	SPI CLK					
23	IOHR	Ю	P1[1]	TC CLK <sup>(1)</sup> , I2C SCL, SPI MOSI					
24			VSS	Ground Pin					
25	IOHR	Ю	P1[0]	TC DATA <sup>(1)</sup> , I2C SDA, SPI CLK					
26	IOHR	Ю	P1[2]						
27	IOHR	Ю	P1[4]	EXT CLK					
28	IOHR	Ю	P1[6]						
29			NC	No connection					
30			NC	No connection					
31			NC	No connection					
32			NC	No connection					

Figure 5. CY8C20546, CY8C20566-48-Pin SSOP PSoC Device



30			NC	NO COMPECTION					
31			NC	No connection					
32			NC	No connection	Pin No.	Digital	Analog	Name	Description
33			NC	No connection	41	Ю	Ю	P2[2]	
34			NC	No connection	42	Ю	Ю	P2[4]	
35			XRES	Active high external reset with internal pull down	43	Ю	Ю	P2[6]	
36	Ю	Ю	P3[0]		44	IOH	Ю	P0[0]	
37	Ю	Ю	P3[2]		45	IOH	Ю	P0[2]	
38	Ю	Ю	P3[4]		46	IOH	Ю	P0[4]	
39	Ю	Ю	P3[6]		47	IOH	Ю	P0[6]	
40	Ю	Ю	P2[0]		48	Powe	er	Vdd	Power Pin

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.




## 48-Pin QFN Part Pinout

Table 6. 48-Pin QFN Part Pinout (2, 3)

Tuble of 40-1 iii with alt i iilout									
Pin No.	Digital	Analog	Name	Description					
1			NC	No connection.					
2	Ю	ı	P2[7]						
3	Ю	ı	P2[5]	Crystal output (XOut).					
4	Ю	ı	P2[3]	Crystal input (XIn).					
5	Ю	ı	P2[1]						
6	Ю	ı	P4[3]						
7	Ю	ı	P4[1]						
8	Ю	ı	P3[7]						
9	Ю	ı	P3[5]						
10	Ю	ı	P3[3]						
11	Ю	ı	P3[1]						
12	IOHR	ı	P1[7]	I2C SCL, SPI SS.					
13	IOHR	ı	P1[5]	I2C SDA, SPI MISO.					
14			NC	No connection.					
15			NC	No connection.					
16	IOHR	ı	P1[3]	SPI CLK.					
17	IOHR	I	P1[1]	ISSP CLK <sup>(1)</sup> , I2C SCL, SPI MOSI.					
18	Pow	er	Vss	Ground connection.					
19	Ю		D+						
20	Ю		D-						
21	Pow	er	Vdd	Supply voltage.					
22	IOHR	I	P1[0]	ISSP DATA <sup>(1)</sup> , I2C SDA, SPI CLK.					
23	IOHR	ı	P1[2]						
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK).					
25	IOHR	ı	P1[6]						
26	Inp	ut	XRES	Active high external reset with internal pull down.					
27	IO	I	P3[0]						
28	IO	I	P3[2]						
29	IO	I	P3[4]						

Figure 6. CY8C20666 48-Pin QFN PSoC Device



21	2		ı ə[o]					
28	Ю	ı	P3[2]					
29	Ю	I	P3[4]	Pin No.	Digital	Analog	Name	Description
30	Ю	I	P3[6]	40	IOH	I	P0[6]	
31	Ю	I	P4[0]	41	Pov	ver	Vdd	Supply voltage.
32	Ю	ı	P4[2]	42			NC	No connection.
33	Ю	ı	P2[0]	43			NC	No connection.
34	Ю	I	P2[2]	44	IOH	I	P0[7]	
35	Ю	ı	P2[4]	45	IOH	I	P0[5]	
36	Ю	ı	P2[6]	46	IOH	I	P0[3]	Integrating input.
37	IOH	ı	P0[0]	47	Pov	ver	Vss	Ground connection.
38	IOH	I	P0[2]	48	IOH	I	P0[1]	
39	IOH	ı	P0[4]	CP	Pov	ver	Vss	Center pad must be connected to ground.

 $\textbf{LEGEND} \ A = Analog, \ I = Input, \ O = Output, \ NC = No \ Connection \ H = 5 \ mA \ High \ Output \ Drive, \ R = Regulated \ Output.$ 

Document Number: 001-12696 Rev. \*C Page 12 of 34




## 48-Pin QFN OCD Part Pinout

The 48-pin QFN part is for the CY8C20066 On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.  $^{(4)}$ 

Table 7. 48-Pin OCD QFN Part Pinout (2, 3)

Pin No.	Digital	Analog	Name	Description				
1			OCDOE	OCD mode direction pin.				
2	10	ı	P2[7]					
3	10	ı	P2[5]	Crystal output (XOut).				
4	10	ı	P2[3]	Crystal input (XIn).				
5	10	ı	P2[1]					
6	10	ı	P4[3]					
7	10	ı	P4[1]					
8	10	ı	P3[7]					
9	IO	ı	P3[5]					
10	IO	ı	P3[3]					
11	10	ı	P3[1]					
12	IOHR	ı	P1[7]	I2C SCL, SPI SS.				
13	IOHR	ı	P1[5]	I2C SDA, SPI MISO.				
14			CCLK	OCD CPU clock output.				
15			HCLK	OCD high speed clock output.				
16	IOHR	ı	P1[3]	SPI CLK.				
17	IOHR	I	P1[1]	ISSP CLK <sup>(1)</sup> , I2C SCL, SPI MOSI.				
18	Pow	er	Vss	Ground connection.				
19	Ю		D+					
20	IO		D-					
21	Pow	er	Vdd	Supply voltage.				
22	IOHR	I	P1[0]	ISSP DATA <sup>(1)</sup> , I2C SDA, SPI CLK.				
	10110		D4101					

Figure 7. CY8C20066 48-Pin OCD PSoC Device



				CLK.					
23	IOHR	-	P1[2]		Pin No.	Digital	Analog	Name	Description
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK).	37	IOH	I	P0[0]	
25	IOHR	ı	P1[6]		38	IOH	ı	P0[2]	
26	Inpu	ıt	XRES	Active high external reset with internal pull down.	39	IOH	I	P0[4]	
27	10	ı	P3[0]		40	IOH	Ι	P0[6]	
28	10	ı	P3[2]		41	Pow	er	Vdd	Supply voltage.
29	10	ı	P3[4]		42			OCDO	OCD even data IO.
30	10	ı	P3[6]		43			OCDE	OCD odd data output.
31	10	ı	P4[0]		44	IOH	I	P0[7]	
32	10	ı	P4[2]		45	IOH	I	P0[5]	
33	10	ı	P2[0]		46	IOH	ı	P0[3]	Integrating input.
34	Ю	ı	P2[2]		47	Pow	er	Vss	Ground connection.
35	Ю	ı	P2[4]		48	IOH	I	P0[1]	
36	Ю	I	P2[6]		CP	Pow	er	Vss	Center pad must be connected to ground.

 $\textbf{LEGEND} \ \ \textbf{A} = \textbf{Analog}, \ \textbf{I} = \textbf{Input}, \ \textbf{O} = \textbf{Output}, \ \textbf{NC} = \textbf{No} \ \textbf{Connection} \ \textbf{H} = \textbf{5} \ \textbf{mA} \ \textbf{High} \ \textbf{Output} \ \textbf{Drive}, \ \textbf{R} = \textbf{Regulated} \ \textbf{Output}.$ 

#### Note

Document Number: 001-12696 Rev. \*C Page 13 of 34

<sup>4.</sup> This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.



## **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x46/CY8C20x66 PSoC devices. For the most up-to-date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.

Figure 8. Voltage versus CPU Frequency





Figure 9. IMO Frequency Trim Options



The following table lists the units of measure that are used in this section.

Table 8. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure	
°C	degree Celsius	mA	milli-ampere	
dB	decibels	ms	milli-second	
fF	femto farad	mV	milli-volts	
Hz	hertz	nA	nanoampere	
KB	1024 bytes	ns	nanosecond	
Kbit	1024 bits	nV	nanovolts	
kHz	kilohertz	Ω	ohm	
ksps	kilo samples per second	рА	picoampere	
kΩ	kilohm	pF	picofarad	
MHz	megahertz	рр	peak-to-peak	
ΜΩ	megaohm	ppm	parts per million	
μΑ	microampere	ps	picosecond	
μF	microfarad	sps	samples per second	
μН	microhenry	S	sigma: one standard deviation	
μS	microsecond	V	volts	
μW	microwatts			



## **Comparator User Module Electrical Specifications**

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range:  $-40^{\circ}$ C <= TA <=  $85^{\circ}$ C, 1.71V <= Vdd <= 5.5V.

**Table 9. Comparator User Module Electrical Specifications** 

Symbol	Description	Min	Тур	Max	Units	Conditions
T <sub>COMP</sub>	Comparator Response Time		70	100	ns	50 mV overdrive
Offset			2.5	30	mV	
Current			20	80	μA	Average DC current, 50 mV overdrive
PSRR	Supply voltage >2V		80		dB	Power Supply Rejection Ratio
FORK	Supply voltage <2V		40		dB	Power Supply Rejection Ratio
Input Range		0		1.5	V	

## **ADC Electrical SpecificationsAbsolute Maximum**

Table 10. ADC User Module Electrical Specifications

Symbol	Description	Min	Тур	Max	Units	Conditions
	Input					
V <sub>IN</sub>	Input Voltage Range	Vss		1.3	V	This gives 72% of maximum code
C <sub>IN</sub>	Input Capacitance			5	pF	
	Resolution	8		10	Bits	Settings 8, 9, or 10
-	8-Bit Sample Rate		23.4375		ksps	Data Clock set to 6 MHz. Sample Rate = 0.001/(2^Resolution/Data clock)
-	10-Bit Sample Rate		5.859		ksps	Data Clock set to 6 MHz. Sample Rate = 0.001/(2^Resolution/Data clock)
	DC Accuracy					
-	DNL	-1		+2	LSB	For any configuration
-	INL	-2		+2	LSB	For any configuration
-	Offset Error	0	15	90	mV	
I <sub>ADC</sub>	Operating Current		275	350	μΑ	
F <sub>CLK</sub>	Data Clock	2.25		12	MHz	Source is chip's internal main oscillator. See device data sheet for accuracy.
	Monotonicity					Not guaranteed. See DNL
PSRR	Power Supply Rejection Ration					
-	PSRR (Vdd>3.0V)		24	dB		
-	PSRR (2.2 < Vdd < 3.0)		30	dB		
-	PSRR (2.0 < Vdd < 2.2)		12	dB		
-	PSRR (Vdd < 2.0)		0	dB		
	Gain Error	1		5	%FSR	For any resolution
R <sub>IN</sub>	Input Resistance	1/ (500fF*Data- Clock)	1/ (400fF*Data- Clock)	1/ (300fF*Data- Clock)	Ω	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution.

Document Number: 001-12696 Rev. \*C Page 15 of 34



## **Ratings**

**Table 11. Absolute Maximum Ratings** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage Temperature	Higher storage temperatures reduces data retention time. Recommended Storage Temperature is +25°C ± 25°C. Extended duration storage temperatures above 85°C degrades reliability.	<b>-</b> 55	+25	+125	°C
Vdd	Supply Voltage Relative to Vss		-0.5	_	+6.0	V
V <sub>IO</sub>	DC Input Voltage		Vss - 0.5	1	Vdd + 0.5	V
$V_{IOZ}$	DC Voltage Applied to Tri-state		Vss -0.5	1	Vdd + 0.5	V
I <sub>MIO</sub>	Maximum Current into any Port Pin		-25	-	+50	mA
ESD	Electro Static Discharge Voltage	Human Body Model ESD	2000	-	_	V
LU	Latch-up Current	In accordance with JESD78 standard	_	ı	200	mA

## **Operating Temperature**

**Table 12. Operating Temperature** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient Temperature		-40	_	+85	°С
Т	Operational Die Temperature	The temperature rise from ambient to junction is package specific. See the table Thermal Impedances per Package on page 28. The user must limit the power consumption to comply with this requirement.	-40	-	+100	°C

## **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 13. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Vdd	Supply Voltage	See the table DC POR and LVD Specifications on page 20	1.71	_	5.5	V
I <sub>DD24</sub>	Supply Current, IMO = 24 MHz	Conditions are Vdd = 3.0V, T <sub>A</sub> = 25°C, CPU = 24 MHz. CapSense running at 12 MHz, no IO sourcing current	_	2.88	4.0	mA
I <sub>DD12</sub>	Supply Current, IMO = 12 MHz	Conditions are Vdd = 3.0V, T <sub>A</sub> = 25°C, CPU = 12 MHz. CapSense running at 12 MHz, no IO sourcing current	_	1.71	2.6	mA
I <sub>DD6</sub>	Supply Current, IMO = 6 MHz	Conditions are Vdd = 3.0V, T <sub>A</sub> = 25°C, CPU = 6 MHz. CapSense running at 6 MHz, no IO sourcing current	_	1.16	1.8	mA
I <sub>SB0</sub>	Deep Sleep Current	Vdd = 3.0V, $T_A = 25^{\circ}$ C, IO regulator turned off	-	0.1	-	μА
I <sub>SB1</sub>	Standby Current with POR, LVD and Sleep Timer	Vdd = 3.0V, $T_A = 25^{\circ}$ C, IO regulator turned off	-	1.07	1.5	μА

Document Number: 001-12696 Rev. \*C Page 16 of 34



## **DC General Purpose IO Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 5.5V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , or 1.71V to 2.4V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 14. 3.0V to 5.5V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull up Resistor		4	5.6	8	kΩ
V <sub>OH1</sub>	High Output Voltage Port 2 or 3 Pins	IOH $\leq$ 10 $\mu$ A, maximum of 10 mA source current in all IOs	Vdd - 0.2	-	_	V
V <sub>OH2</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 1 mA, maximum of 20 mA source current in all IOs	Vdd - 0.9	-	_	٧
V <sub>OH3</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH < 10 $\mu$ A, maximum of 10 mA source current in all IOs	Vdd - 0.2	_	_	V
V <sub>OH4</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 5 mA, maximum of 20 mA source current in all IOs	Vdd - 0.9	_	_	V
V <sub>OH5</sub>	High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out	IOH < 10 $\mu$ A, Vdd > 3.1V, maximum of 4 IOs all sourcing 5 mA	2.85	3.00	3.3	V
V <sub>OH6</sub>	High Output Voltage Port 1 Pins with LDO Regulator Enabled for 3V Out	IOH = 5 mA, Vdd > 3.1V, maximum of 20 mA source current in all IOs	2.20	-	-	V
V <sub>OH7</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out	IOH < 10 μA, Vdd > 2.7V, maximum of 20 mA source current in all IOs	2.35	2.50	2.75	V
V <sub>OH8</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 2.5V Out	IOH = 2 mA, Vdd > 2.7V, maximum of 20 mA source current in all IOs	1.90	-	-	V
V <sub>OH9</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH < 10 μA, Vdd > 2.7V, maximum of 20 mA source current in all IOs	1.60	1.80	2.1	V
V <sub>OH10</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH = 1 mA, Vdd > 2.7V, maximum of 20 mA source current in all IOs	1.20	_	-	V
V <sub>OL</sub>	Low Output Voltage	IOL = 25 mA, Vdd > 3.3V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	_	-	0.75	V
$V_{IL}$	Input Low Voltage		_	_	0.80	V
V <sub>IH</sub>	Input High Voltage		2.00	_		V
$V_{H}$	Input Hysteresis Voltage		_	80	_	mV
I <sub>IL</sub>	Input Leakage (Absolute Value)		_	0.001	1	μΑ
C <sub>PIN</sub>	Pin Capacitance	Package and pin dependent Temp = 25°C	0.5	1.7	5	pF



Table 15. 2.4V to 3.0V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull up Resistor		4	5.6	8	kΩ
V <sub>OH1</sub>	High Output Voltage Port 2 or 3 Pins	IOH < 10 μA, maximum of 10 mA source current in all IOs	Vdd - 0.2	_	-	V
V <sub>OH2</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 0.2 mA, maximum of 10 mA source current in all IOs	Vdd - 0.4	_	-	V
V <sub>OH3</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH < 10 μA, maximum of 10 mA source current in all IOs	Vdd - 0.2	_	-	V
V <sub>OH4</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 2 mA, maximum of 10 mA source current in all IOs	Vdd - 0.5	-	-	V
V <sub>OH5A</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH < 10 μA, Vdd > 2.4V, maximum of 20 mA source current in all IOs	1.50	1.80	2.1	V
V <sub>OH6A</sub>	High Output Voltage Port 1 Pins with LDO Enabled for 1.8V Out	IOH = 1 mA, Vdd > 2.4V, maximum of 20 mA source current in all IOs	1.20	_	-	V
V <sub>OL</sub>	Low Output Voltage	IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	_	-	0.75	V
$V_{IL}$	Input Low Voltage		_	-	0.72	V
V <sub>IH</sub>	Input High Voltage		1.4	_		V
V <sub>H</sub>	Input Hysteresis Voltage		_	80	_	mV
I <sub>IL</sub>	Input Leakage (Absolute Value)		_	0.001	1	μА
C <sub>PIN</sub>	Capacitive Load on Pins	Package and pin dependent Temp = 25°C	0.5	1.7	5	pF

Table 16. 1.71V to 2.4V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull up Resistor		4	5.6	8	kΩ
V <sub>OH1</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 10 μA, maximum of 10 mA source current in all IOs	Vdd - 0.2	_	-	V
V <sub>OH2</sub>	High Output Voltage Port 2 or 3 Pins	IOH = 0.5 mA, maximum of 10 mA source current in all IOs	Vdd - 0.5	_	-	V
V <sub>OH3</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 100 μA, maximum of 10 mA source current in all IOs	Vdd - 0.2	-	_	V
V <sub>OH4</sub>	High Output Voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	IOH = 2 mA, maximum of 10 mA source current in all IOs	Vdd - 0.5	-	_	V
V <sub>OL</sub>	Low Output Voltage	IOL = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.4	V
V <sub>IL</sub>	Input Low Voltage		-	_	0.3 x Vdd	V

Document Number: 001-12696 Rev. \*C Page 18 of 34



Table 16. 1.71V to 2.4V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input High Voltage		0.65 x Vdd	_		V
V <sub>H</sub>	Input Hysteresis Voltage		-	80	_	mV
I <sub>IL</sub>	Input Leakage (Absolute Value)		_	0.001	1	μΑ
C <sub>PIN</sub>	Capacitive Load on Pins	Package and pin dependent Temp = 25°C	0.5	1.7	5	pF

Table 17.DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ Pull Up Resistance	With idle bus	0.900	-	1.575	kΩ
Rusba	USB D+ Pull Up Resistance	While receiving traffic	1.425	-	3.090	kΩ
Vohusb	Static Output High		2.8	-	3.6	V
Volusb	Static Output Low			-	0.3	V
Vdi	Differential Input Sensitivity		0.2	-		V
Vcm	Differential Input Common Mode Range		0.8	-	2.5	V
Vse	Single Ended Receiver Threshold		0.8	-	2.0	V
Cin	Transceiver Capacitance			-	50	pF
lio	Hi-Z State Data Line Leakage	On D+ or D- line	-10	-	+10	μА
Rps2	PS/2 Pull Up Resistance		3	5	7	kΩ
Rext	External USB Series Resistor	In series with each USB pin	21.78	22.0	22.22	Ω

## **DC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>SW</sub>	Switch Resistance to Common Analog Bus		_	_	800	Ω
R <sub>GND</sub>	Resistance of Initialization Switch to Vss		ı		800	Ω

The maximum pin voltage for measuring  $R_{SW}$  and  $R_{GND}$  is 1.8V

## **DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>LPC</sub>	Low Power Comparator (LPC) common mode	Maximum voltage limited to Vdd	0.0	_	1.8	V
$I_{LPC}$	LPC supply current		_	10	40	μА
V <sub>OSLPC</sub>	LPC voltage offset		_	2.5	30	mV

Document Number: 001-12696 Rev. \*C Page 19 of 34



## **DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 20. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub> V <sub>PPOR3</sub>	Vdd Value for PPOR Trip PORLEV[1:0] = 00b, HPOR = 0 PORLEV[1:0] = 00b, HPOR = 1 PORLEV[1:0] = 01b, HPOR = 1 PORLEV[1:0] = 10b, HPOR = 1	Vdd must be greater than or equal to 1.71V during startup, reset from the XRES pin, or reset from watchdog.	1.61 –	1.66 2.36 2.60 2.82	1.71 2.41 2.66 2.95	V V V
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b		2.40 <sup>[5]</sup> 2.64 <sup>[6]</sup> 2.85 <sup>[7]</sup> 2.95 3.06 1.84 1.75 <sup>[8]</sup> 4.62	2.45 2.71 2.92 3.02 3.13 1.90 1.80 4.73	2.51 2.78 2.99 3.09 3.20 2.32 1.84 4.83	> > > > > > > > > > > > > > > > > > >

## **DC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 21. DC Programming Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
Vdd <sub>IWRITE</sub>	Supply Voltage for Flash Write Operations		1.71	-	_	V
I <sub>DDP</sub>	Supply Current During Programming or Verify		_	5	25	mA
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	See the appropriate DC General Purpose IO Specifications on page 17	-	_	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	See appropriate DC General Purpose IO Specifications on page 17 table on pages 15 or 16	V <sub>IH</sub>	_	_	V
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	Driving internal pull down resistor	-	_	0.2	mA
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	Driving internal pull down resistor	-	_	1.5	mA
V <sub>OLP</sub>	Output Low Voltage During Programming or Verify		_	_	Vss + 0.75	V
V <sub>OHP</sub>	Output High Voltage During Programming or Verify	See appropriate DC General Purpose IO Specifications on page 17 table on page 16. For Vdd > 3V use V <sub>OH4</sub> in Table 12 on page 16.	V <sub>OH</sub>	_	Vdd	V
Flash <sub>ENPB</sub>	Flash Write Endurance	Erase/write cycles per block	50,000	_	-	Cycles
Flash <sub>DR</sub>	Flash Data Retention	Following maximum Flash write cycles; ambient temperature of 55°C	10	20	_	Years

- Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.
   Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.
   Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.
   Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.



## **AC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>MAX</sub>	Maximum Operating Frequency		24	-	-	MHz
F <sub>CPU</sub>	Maximum Processing Frequency		24	_	_	MHz
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency		19	32	50	kHz
F <sub>IMO24</sub>	Internal Main Oscillator Frequency at 24 MHz Setting		22.8	24	25.2	MHz
F <sub>IMO12</sub>	Internal Main Oscillator Frequency at 12 MHz Setting		11.4	12	12.6	MHz
F <sub>IMO6</sub>	Internal Main Oscillator Frequency at 6 MHz Setting		5.7	6.0	6.3	MHz
DC <sub>IMO</sub>	Duty Cycle of IMO		40	50	60	%
T <sub>RAMP</sub>	Supply Ramp Time		0	-	-	μS
T <sub>XRST</sub>	External Reset Pulse Width at Power Up	After supply voltage is valid	1			ms
T <sub>XRST2</sub>	External Reset Pulse Width after Power Up	Applies after part has booted	10			μS

## **AC General Purpose IO Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GPIO</sub>	GPIO Operating Frequency	Normal Strong Mode Port 0, 1	0	-	6 MHz for 1.71V <vdd<2.4v< td=""><td>MHz</td></vdd<2.4v<>	MHz
			0	_	12 MHz for 2.4V <vdd<5.5v< td=""><td></td></vdd<5.5v<>	
TRise23	Rise Time, Strong Mode, Cload = 50 pF Ports 2 or 3	Vdd = 3.0 to 3.6V, 10% – 90%	15	_	80	ns
TRise23L	Rise Time, Strong Mode Low Supply, Cload = 50 pF Ports 2 or 3	Vdd = 1.71 to 3.0V, 10% – 90%	15	-	80	ns
TRise01	Rise Time, Strong Mode, Cload = 50 pF Ports 0 or 1	Vdd = 3.0 to 3.6V, 10% – 90% LDO enabled or disabled	10	_	50	ns
TRise01L	Rise Time, Strong Mode Low Supply, Cload = 50 pF Ports 0 or 1	Vdd = 1.71 to 3.0V, 10% – 90% LDO enabled or disabled	10	-	80	ns
TFall	Fall Time, Strong Mode, Cload = 50 pF All Ports	Vdd = 3.0 to 3.6V, 10% – 90%	10	_	50	ns
TFallL	Fall Time, Strong Mode Low Supply, Cload = 50 pF All Ports	Vdd = 1.71 to 3.0V, 10% – 90%	10	_	70	ns

Document Number: 001-12696 Rev. \*C Page 21 of 34






Figure 10. GPIO Timing Diagram

Table 24.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
Tdrate	Full speed data rate	Average bit rate	12–0.25%	12	12 + 0.25%	MHz
Tdjr1	Receiver data jitter tolerance	To next transition	-18.5	-	18.5	ns
Tdjr2	Receiver data jitter tolerance	To pair transition	-9	-	9	ns
Tudj1	Driver differential jitter	To next transition	-3.5	-	3.5	ns
Tudj2	Driver differential jitter	To pair transition	-4.0	_	4.0	ns
Tfdeop	Source jitter for differential transition	To SE0 transition	-2	_	5	ns
Tfeopt	Source SE0 interval of EOP		160	-	175	ns
Tfeopr	Receiver SE0 interval of EOP		82	_		ns
Tfst	Width of SE0 interval during differential transition			-	14	ns

Table 25.AC Characteristics - USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
Tr	Transition rise time	50 pF	4	_	20	ns
Tf	Transition fall time	50 pF	4	_	20	ns
TR	Rise/fall time matching		90.00	_	111.1	%
Vcrs	Output signal crossover voltage		1.3	_	2.0	V

## **AC Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 26. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>LPC</sub>		50 mV overdrive does not include offset voltage.			100	ns



## **AC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 27. AC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SW</sub>	Switch Rate	Maximum pin voltage when measuring switch rate is 1.8Vp-p	-	-	6.3	MHz

## **AC External Clock Specifications**


The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 28. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency		0.750	_	25.2	MHz
_	High Period		20.6	_	5300	ns
_	Low Period		20.6	_	_	ns
_	Power Up IMO to Switch		150	_	_	μS

## **AC Programming Specifications**

Figure 11. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 29. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>RSCLK</sub>	Rise Time of SCLK		1	_	20	ns
T <sub>FSCLK</sub>	Fall Time of SCLK		1	_	20	ns
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK		40	_	_	ns
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK		40	_	_	ns
F <sub>SCLK</sub>	Frequency of SCLK		0	_	8	MHz
T <sub>ERASEB</sub>	Flash Erase Time (Block)		_	_	18	ms
T <sub>WRITE</sub>	Flash Block Write Time		_	_	25	ms
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	3.6 < Vdd	_	-	60	ns
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	$3.0 \leq Vdd \leq 3.6$	_	_	85	ns
T <sub>DSCLK2</sub>	Data Out Delay from Falling Edge of SCLK	$1.71 \leq Vdd \leq 3.0$	_	_	130	ns

Document Number: 001-12696 Rev. \*C Page 23 of 34



## **AC SPI Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 30. AC SPI Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SPIM</sub>	Maximum Input Clock Frequency Selection, Master 2.4V <vdd<5.5v< td=""><td>Output clock frequency is half of input clock rate.</td><td>_</td><td>_</td><td>12</td><td>MHz</td></vdd<5.5v<>	Output clock frequency is half of input clock rate.	_	_	12	MHz
	Maximum Input Clock Frequency Selection, Master(21)1.71V <vdd<2.4v< td=""><td>Output clock frequency is half of input clock rate</td><td></td><td></td><td>6</td><td>MHz</td></vdd<2.4v<>	Output clock frequency is half of input clock rate			6	MHz
F <sub>SPIS</sub>	Maximum Input Clock Frequency Selection, Slave 2.4 <vdd<5.5v< td=""><td></td><td>-</td><td>_</td><td>12</td><td>MHz</td></vdd<5.5v<>		-	_	12	MHz
	Maximum Input Clock Frequency Selection, Slave 1.71V <vdd<2.4v< td=""><td></td><td></td><td></td><td>6</td><td>MHz</td></vdd<2.4v<>				6	MHz
T <sub>SS</sub>	Width of SS_ Negated Between Transmissions		50	_	_	ns


## AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 31. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Cumbal	Description	Conditions	Standa	rd Mode	Fast I	Mode	Units
Symbol	Description	Conditions	Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL Clock Frequency		0	100	0	400	kHz
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.		4.0	_	0.6	-	μS
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock		4.7	_	1.3	-	μS
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock		4.0	_	0.6	_	μS
T <sub>SUSTAI2C</sub>	Setup Time for a Repeated START Condition		4.7	_	0.6	-	μS
T <sub>HDDATI2C</sub>	Data Hold Time		0	_	0	1	μS
T <sub>SUDATI2C</sub>	Data Setup Time		250	_	100 <sup>[9]</sup>	-	ns
T <sub>SUSTOI2C</sub>	Setup Time for STOP Condition		4.0	_	0.6	1	μS
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition		4.7	_	1.3	_	μS
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.		-	_	0	50	ns

Figure 12. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



## Note

Document Number: 001-12696 Rev. \*C Page 24 of 34

<sup>9.</sup> A Fast-Mode I2C-bus device can be used in a Standard Mode I2C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



## **Packaging Information**


This section illustrates the packaging specifications for the CY8C20x46/CY8C20x66 PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

S 0.20 DIA TYP 0.152 REF. -0.05 MAX SEATING PLANE TOP VIEW SIDE VIEW BOTTOM VIEW NOTES: 1. JEDEC # MD-220 PART NO. DESCRIPTION 2. Package Weight: 0.014g 3. DIMENSIONS IN MM, MIN MAX LG16A LEAD-FREE LD16A STANDARD 001-09116 \*D

Figure 13. 16-Pin Chip On Lead 3x3 mm (Sawn)

Figure 14. 24-Pin (4x4 x 0.6 mm) QFN



## NOTES :

- 1. MATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. UNIT PACKAGE WEIGHT: 0.024 grams
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*B







Figure 15. 32-Pin (5x5 x 0.6 mm) QFN

Figure 16. 48-Pin (300 MIL) SSOP



51-85061 \*C






Figure 17. 48-Pin (7x7 mm) QFN

## **Important Note**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at <a href="http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf">http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf</a>.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



## **Thermal Impedances**

Table 32. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[10]</sup>
16 QFN	32.69°C/W
24 QFN <sup>[11]</sup>	20.90°C/W
32 QFN <sup>[11]</sup>	19.51°C/W
48 SSOP	69°C/W
48 QFN <sup>[11]</sup>	17.68°C/W

## **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 33. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature <sup>[12]</sup>	Maximum Peak Temperature
16 QFN	240°C	260°C
24 QFN	240°C	260°C
32 QFN	240°C	260°C
48 SSOP	220°C	260°C
48 QFN	240°C	260°C

Notes
 10. T<sub>J</sub> = T<sub>A</sub> + Power x θ<sub>JA</sub>.
 11. To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.
 12. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



## **Development Tool Selection**

This section presents the development tools available for all current PSoC device families including the CY8C20x46/CY8C20x66 family.

#### **Software**

#### PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at <a href="http://www.cypress.com">http://www.cypress.com</a> under Software.

#### PSoC Express™

As the newest addition to the PSoC development software suite, PSoC Express is the first visual embedded system design tool that allows a user to create an entire PSoC project and generate a schematic, BOM, and data sheet without writing a single line of code. Users work directly with application objects such as LEDs, switches, sensors, and fans. PSoC Express is available free of charge at http://www.cypress.com/psocexpress.

## PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <a href="http://www.cypress.com/psocprogrammer">http://www.cypress.com/psocprogrammer</a>.

#### CY3202-C iMAGEcraft C Compiler

CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft C compiler. It can be purchased from the Cypress Online Store. At <a href="http://www.cypress.com/shop/">http://www.cypress.com/shop/</a> under Product Categories, click PSoC® Mixed Signal Arrays to view a current list of available items.

## **Development Kits**

All development kits can be purchased from the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

## CY3210-ExpressDK PSoC Express Development Kit

The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (may be used with ICE-Cube In-Circuit Emulator). It provides access to I<sup>2</sup>C buses, voltage reference, switches, upgradeable modules and more. The kit includes:

- PSoC Express Software CD
- Express Development Board
- 4 Fan Modules
- 2 Proto Modules
- MiniProg In-System Serial Programmer
- MiniEval PCB Evaluation Board
- Jumper Wire Kit
- USB 2.0 Cable
- Serial Cable (DB9)
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- 2 CY8C24423A-24PXI 28-PDIP Chip Samples
- 2 CY8C27443-24PXI 28-PDIP Chip Samples
- 2 CY8C29466-24PXI 28-PDIP Chip Samples



#### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

## **Device Programmers**

All device programmers can be purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable



## **Accessories (Emulation and Programming)**

Table 34. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit <sup>[13]</sup>	Foot Kit <sup>[14]</sup>	Adapter <sup>[15]</sup>
CY8C20246-24LKXI	16 QFN	CY3250-20266QFN	CY3250-16QFN-FK	See note 15
CY8C20266-24LKXI	16 QFN	CY3250-20266QFN	CY3250-16QFN-FK	See note 15
CY8C20346-24LQXI	24 QFN	CY3250-20366QFN	CY3250-24QFN-FK	See note 15
CY8C20366-24LQXI	24 QFN	CY3250-20366QFN	CY3250-24QFN-FK	See note 15
CY8C20446-24LQXI	32 QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 15
CY8C20466-24LQXI	32 QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 15
CY8C20546-24PVXI	48 SSOP	CY3250-20X66	CY3250-48SSOP-FK	See note 15
CY8C20566-24PVXI	48 SSOP	CY3250-20X66	CY3250-48SSOP-FK	See note 15
CY8C20666-24LTXI	48 QFN	CY3250-20666QFN	CY3250-48QFN-FK	See note 15

## **Third-Party Tools**

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <a href="http://www.cypress.com">http://www.cypress.com</a> under Documentation >> Evaluation Boards.

## **Build a PSoC Emulator into Your Board**

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/AN2323.

#### Notes

<sup>13.</sup> Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

<sup>14.</sup> Foot kit includes surface mount feet that can be soldered to the target PCB.

<sup>15.</sup> Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.



## **Ordering Information**

The following table lists the CY8C20x46 and CY8C20x66 PSoC devices key package features and ordering codes.

Table 35. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital IO Pins	Analog Inputs	XRES Pin	USB
16 Pin (3x3 x 0.6 mm) QFN	CY8C20246-24LKXI	16K	2048	1	13	13 <sup>[16]</sup>	Yes	No
16 Pin (3x3 x 0.6 mm) QFN (Tape and Reel)	CY8C20246-24LKXIT	16K	2048	1	13	13 <sup>[16]</sup>	Yes	No
24 Pin (4x4 x 0.6 mm) QFN	CY8C20346-24LQXI	16K	2048	1	20	20 <sup>[16]</sup>	Yes	No
24 Pin (4x4 x 0.6 mm) QFN (Tape and Reel)	CY8C20346-24LQXIT	16K	2048	1	20	20 <sup>[16]</sup>	Yes	No
32 Pin (5x5 x 0.6 mm) QFN	CY8C20446-24LQXI	16K	2048	1	28	28 <sup>[16]</sup>	Yes	No
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20446-24LQXIT	16K	2048	1	28	28 <sup>[16]</sup>	Yes	No
48-Pin SSOP	CY8C20546-24PVXI	16K	2048	1	36	36 <sup>[16]</sup>	Yes	Yes
48-Pin SSOP (Tape and Reel)	CY8C20546-24PVXIT	16K	2048	1	36	36 <sup>[16]</sup>	Yes	Yes
16 Pin (3x3 x 0.6 mm) QFN	CY8C20266-24LKXI	32K	2048	1	13	13 <sup>[16]</sup>	Yes	No
16 Pin (3x3 x 0.6 mm) QFN (Tape and Reel)	CY8C20266-24LKXIT	32K	2048	1	13	13 <sup>[16]</sup>	Yes	No
24 Pin (4x4 x 0.6 mm) QFN	CY8C20366-24LQXI	32K	2048	1	20	20 <sup>[16]</sup>	Yes	No
24 Pin (4x4 x 0.6 mm) QFN (Tape and Reel)	CY8C20366-24LQXIT	32K	2048	1	20	20 <sup>[16]</sup>	Yes	No
32 Pin (5x5 x 0.6 mm) QFN	CY8C20466-24LQXI	32K	2048	1	28	28 <sup>[16]</sup>	Yes	No
32 Pin (5x5 x 0.6 mm) QFN (Tape and Reel)	CY8C20466-24LQXIT	32K	2048	1	28	28 <sup>[16]</sup>	Yes	No
48-Pin SSOP	CY8C20566-24PVXI	32K	2048	1	36	36 <sup>[16]</sup>	Yes	Yes
48-Pin SSOP (Tape and Reel)	CY8C20566-24PVXIT	32K	2048	1	36	36 <sup>[16]</sup>	Yes	Yes
48 Pin (7x7 mm) QFN	CY8C20666-24LTXI	32K	2048	1	36	36 <sup>[16]</sup>	Yes	Yes
48 Pin (7x7 mm) QFN (Tape and Reel)	CY8C20666-24LTXIT	32K	2048	1	36	36 <sup>[16]</sup>	Yes	Yes
48 Pin (7x7 mm) QFN (OCD) <sup>(4)</sup>	CY8C20066-24LTXI	32K	2048	1	36	36 <sup>[16]</sup>	Yes	Yes

#### Notes

<sup>16.</sup> Dual-function Digital IO Pins also connect to the common analog mux.



# **Document History Page**

Revision	ECN	Origin of Change	Submission Date	Description of Change
**	766857	HMT	See ECN	New silicon and document (Revision **).
*A	1242866	HMT	See ECN	Add features. Update all applicable sections. Update specs. Fix 24-pin QFN pinout moving pins inside. Update package revisions. Update and add to Emulation and Programming Accessories table.
*B	2174006	AESA	See ECN	Added 48-Pin SSOP Part Pinout Modified symbol R <sub>VDD</sub> to R <sub>GND</sub> in Table DC Analog Mux Bus Specification Added footnote in Table DC Analog Mux Bus Specification Added 16K FLASH Parts. Updated Notes, Package Diagrams and Ordering Information table. Updated Thermal Impedance and Solder Reflow tables
*C	2587518	TOF/JASM/MNU/ HMT	10/13/08	Converted from Preliminary to Final Fixed broken links. Updated data sheet template. Added operating voltage ranges with USB ADC resolution changed from 10-bit to 8-bit Included ADC specifications table Included Comparator specification table Included Comparator specification table Included Voh7, Voh8, Voh9, Voh10 specs Flash data retention – condition added to Note Input leakage spec changed to 1 μA max GPIO rise time for ports 0,1 and ports 2,3 made common AC Programming specifications updated Included AC Programming cycle timing diagram AC SPI specification updated The VIH for 3.0 <vdd<2.4 1.6="" 2.0="" added="" changed="" clk="" diagrams="" f<sub="" for="" from="" impedances="" p1[0]="" package="" packages="" qfn="" specification="" spi="" thermal="" to="" updated="" usb="">GPIO parameter in Table 23 Updated voltage ranges for F<sub>SPIM</sub> and F<sub>SPIS</sub> in Table 30 Update Development Tools, add Designing with PSoC Designer. Edit, fix links, notes and table format. Update R<sub>IN</sub> formula, fix TRise parameter names in GPIO figure, fix Switch Rate note. Update maximum data in Table 20. DC POR and LVD Specifications.</vdd<2.4>

Document Number: 001-12696 Rev. \*C

[+] Feedback



## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

D	ro	d١	ıci	te

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

#### **PSoC Solutions**

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

CapSense™, PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. All products and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2007-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12696 Rev. \*C Revised October 13, 2008 Page 34 of 34